



Contact:  
Magnus Jahre (952 22 309)

## TDT4255 COMPUTER DESIGN EXAM

Thursday 20. December 2012

Time: 09:00 – 12:00

ENGLISH

Allowed Aids:

D.

No written or handwritten examination support materials are permitted.

A specified, simple calculator is permitted.

*Use the provided space to answer the problems. If you need more space, an extra answer box is available on the last page of the test. The test accounts for 50% of the final grade, and the provided points show the maximal number of points that can be achieved on each assignment. Read the problem texts thoroughly. You can answer the questions in English or Norwegian.*

**Candidate Number:**

**Problem 1 Multiple Choice (20 points)**

Answer by circling the answer alternative you believe is the correct answer. You are awarded 2 points for a correct answer and 0 points if you do not answer. If your answer is wrong or you circle more than one alternative, you will get -1 point.

a) (2 p) Which of the following statements is *not* a design principle for Instruction Set Architectures

1. Simplicity favors regularity
2. Smaller is faster
3. Make the common case fast
4. Good design has no compromises

Answer:            1                    2                    3                    4

b) (2 p) How are throughput and turn-around time affected by replacing a processor with a faster version in a single-core processor?

1. Throughput is increased and turn-around time is constant
2. Throughput is constant and turn-around time is decreased
3. Throughput is increased and turn-around time is decreased
4. Throughput is decreased and turn-around time is increased

Answer:            1                    2                    3                    4

c) (2 p) What is the carry propagation latency of a 2-bit ripple carry adder constructed using the one bit carry circuit in Figure 1?

1. 2 gate delays
2. 3 gate delays
3. 4 gate delays
4. 5 gate delays

Answer:            1                    2                    3                    4

**Candidate Number:**




Figure 1: 1-bit Carry Circuit

d) (2 p) What is the lowest carry propagation latency of a 2-bit one-level carry look-ahead adder?

1. 2 gate delays
2. 3 gate delays
3. 4 gate delays
4. 5 gate delays

Answer:            1                            2                            3                            4

### Example 1.A

The signals *clock*, *reset* and *D* are one bit wide inputs and the signal *Y* is a one bit wide output. The definitions of these signals are not shown.

```

process (clock)
begin
    if rising_edge(clock) then
        if reset = '0' then
            Y <= '0';
        else
            Y <= D;
        end if;
    end if;
end process;

```

**Candidate Number:**

e) (2 p) The VHDL code in Example 1.A describes a circuit element? Which one?

1. D flip-flop with synchronous reset
2. D flip-flop with asynchronous reset
3. D latch with synchronous reset
4. D latch with asynchronous reset

Answer:            1                            2                            3                            4

**Example 1.B:**

The signals *sel*, *in\_1* and *in\_2* are one bit wide inputs and the signal *output* is a one bit wide output. The definitions of these signals are not shown.

```

process ( clock )
begin
  if rising_edge( clock ) then
    if sel = '0' then
      output <= in_1;
    else
      output <= in_2;
    end if;
  end if;
end process;

```

f) (2 p) Which statements are *not* correct regarding the VHDL code in Example 1.B?

1. The functionality defined by the code can be implemented correctly with two 2-input AND gates, one 2-input OR gate, one inverter and a D flip-flop
2. The functionality defined by the code can be implemented correctly with two 2-input AND gates, one 2-input OR gate and one inverter
3. The code describes a sequential circuit
4. The code describes a two-way multiplexer with a 1-bit output register

Answer:            1                            2                            3                            4

**Candidate Number:**

The bit mapping of the 32 bit IEEE 754 single precision floating point format is:

|              |                 |    |    |    |    |    |    |    |                 |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|--------------|-----------------|----|----|----|----|----|----|----|-----------------|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31           | 30              | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22              | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| <b>Sign</b>  | <b>Exponent</b> |    |    |    |    |    |    |    | <b>Fraction</b> |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| <b>1 bit</b> | <b>8 bits</b>   |    |    |    |    |    |    |    | <b>23 bits</b>  |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Bias: 127

**g)** (2 p) How is the decimal number 256.25 represented in the IEEE 754 single precision format?

1. 0x43802000
2. 0x04002000
3. 0x83802000
4. 0x84002000

Answer:            1                            2                            3                            4

**h)** (2 p) What is the decimal representation of the IEEE 754 single precision representation 0x41520000?

1. -13.125
2. -6.5625
3. 6.5625
4. 13.125

Answer:            1                            2                            3                            4

**Candidate Number:**

i) (2 p) Joe the computer designer is designing a memory system with two cache levels and a main memory. The access latency of the L1 cache is 3 clock cycles, the latency of the L2 cache is 20 clock cycles and the latency of the main memory is 150 clock cycles. What is the average memory latency for a benchmark that has a 95% L1 hit rate and a 70% L2 hit rate if Joe decides to access all levels of the memory hierarchy sequentially?

1. 5.6 clock cycles
2. 5.8 clock cycles
3. 6.1 clock cycles
4. 6.3 clock cycles

Answer:            1                            2                            3                            4

j) (2 p) Which statement regarding static and dynamic scheduling is *not* correct?

1. Dynamic scheduling can handle dependencies that are unknown at compile time
2. Static scheduling works better when the compiler knows the microarchitecture
3. Static scheduling does not improve performance on out-of-order processors
4. Dynamic scheduling increases the complexity of the processor implementation

Answer:            1                            2                            3                            4

**Candidate Number:**




Figure 2: A Single-Cycle Processor Architecture

**Problem 2 Single Cycle Processors (6 points)**

Joe the computer designer has been given the task of implementing a single-cycle processor. Unfortunately, the only information he is given is the block diagram in Figure 2. Joe is able to figure out the ALUOp signal, but you need to help him find the values of the other control signals.

a) (3 p) What should the values of the following control signals be for an *add* instruction?

**Answer:**

| RegDst | Branch | MemRead | MemToReg | MemWrite | ALUSrc | RegWrite |
|--------|--------|---------|----------|----------|--------|----------|
|        |        |         |          |          |        |          |

b) (3 p) What should the values of the following control signals be for an *beq* instruction?

**Answer:**

| RegDst | Branch | MemRead | MemToReg | MemWrite | ALUSrc | RegWrite |
|--------|--------|---------|----------|----------|--------|----------|
|        |        |         |          |          |        |          |

**Candidate Number:**


**Problem 3 Pipelined Processors (12 points)**

In this assignment, you are given two block diagrams of a pipelined processor. For simplicity, all data and control signals have been removed. Your tasks will consist of adding functionality to these figures which may contain new signals and new blocks and to write logic equations describing the behavior of the added blocks/signals.

**Example 3.A:**

and \$3 , \$2 , \$1  
 add \$4 , \$3 , \$1

- a) (6 p) Example 3.A exposes a hazard in the processor. How would you change the architecture to achieve correct operation? Add the necessary blocks and signals to the figure and write the logic equations necessary for correct operation in the answer box. State any necessary assumptions.



Answer:


**Candidate Number:**



**Example 3.B:**

```
lw $2, 20($1)
and $4, $2, $5
```

- b) (6 p) Example 3.B exposes another hazard in the processor. How would you change the architecture to achieve correct operation? Add the necessary blocks and signals to the figure and write the logic equations necessary for correct operation in the answer box. State any necessary assumptions.



Answer:

**Candidate Number:**

**Problem 4 Out-of-Order Processors (12 points)****Example 4.A:**

```

1 LD F1, 32(R1)
2 LD F2, 40(R1)
3 MULT.D F3, F2, F1
4 SUB.D F4, F2, F1
5 DIV.D F2, F1, F4
6 ADD.D F1, F3, F2

```

The assembly program in Example 4.A is executed on an out-of-order processor that supports speculation. The processor can fetch 4 instructions each cycle and has two load/store units, one floating point add/sub unit and one floating point multiply/divide unit. In addition, it is able to commit 2 instructions each clock cycle. The latency of all functional units is one clock cycle, and the ROB stores values.

- a) (4 p) Rewrite the code in the table below with the technique *register renaming*. Which hazards are removed by this operation? Can these hazards occur in an in-order architecture? Explain your reasoning.

Answer:

|        | Reg 1 | Reg 2 | Reg 3 |
|--------|-------|-------|-------|
| LD     |       |       |       |
| LD     |       |       |       |
| MULT.D |       |       |       |
| SUB.D  |       |       |       |
| DIV.D  |       |       |       |
| ADD.D  |       |       |       |

**Candidate Number:**

b) (8 p) Write the state of the ROB in cycles 1 to 4 into the tables below. At cycle 1, R1 has the value 1024 and the values at the offsets 32 and 40 are 2.0 and 4.0, respectively. State any necessary assumptions.

Answer:

*ROB at clock cycle 1*

| Ins# | Use | Exec | Operation | P1 | Source 1 | P2 | Source 2 | PD | Destination | Data |
|------|-----|------|-----------|----|----------|----|----------|----|-------------|------|
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |

*ROB at clock cycle 2*

| Ins# | Use | Exec | Operation | P1 | Source 1 | P2 | Source 2 | PD | Destination | Data |
|------|-----|------|-----------|----|----------|----|----------|----|-------------|------|
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |

*ROB at clock cycle 3*

| Ins# | Use | Exec | Operation | P1 | Source 1 | P2 | Source 2 | PD | Destination | Data |
|------|-----|------|-----------|----|----------|----|----------|----|-------------|------|
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |

**Candidate Number:**

*ROB at clock cycle 4*

| Ins# | Use | Exec | Operation | P1 | Source 1 | P2 | Source 2 | PD | Destination | Data |
|------|-----|------|-----------|----|----------|----|----------|----|-------------|------|
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |
|      |     |      |           |    |          |    |          |    |             |      |

Assumptions and comments:

**Candidate Number:**

**Additional Answer Space**

Answer:

A large, empty rectangular box with a thin black border, intended for the student to write their answer. The box is vertically oriented and occupies most of the page's width and height.

**Candidate Number:**

# MIPS Reference

## MIPS Reference Data

### CORE INSTRUCTION SET

| NAME, MNEMONIC              | FOR-MAT | OPERATION (in Verilog)   | OPCODE / FUNCT (Hex)    |
|-----------------------------|---------|--|-------------------------|
| Add                         | add R   | $R[rd] = R[rs] + R[rt]$  | (1) 0/20 <sub>hex</sub> |
| Add Immediate               | addi I  | $R[rt] = R[rs] + \text{SignExtImm}$  | (1,2) 9 <sub>hex</sub>  |
| Add Imm. Unsigned           | addiu I | $R[rt] = R[rs] + \text{SignExtImm}$  | (2) 9 <sub>hex</sub>    |
| Add Unsigned                | addu R  | $R[rd] = R[rs] + R[rt]$  | 0/21 <sub>hex</sub>     |
| And                         | and R   | $R[rd] = R[rs] \& R[rt]$   | 0/24 <sub>hex</sub>     |
| And Immediate               | andi I  | $R[rt] = R[rs] \& \text{ZeroExtImm}$   | (3) 0 <sub>hex</sub>    |
| Branch On Equal             | beq I   | $\text{if}(R[rs] == R[rt])$<br>$PC = PC + 4 + \text{BranchAddr}$               | (4) 4 <sub>hex</sub>    |
| Branch On Not Equal         | bne I   | $\text{if}(R[rs] != R[rt])$<br>$PC = PC + 4 + \text{BranchAddr}$               | (4) 5 <sub>hex</sub>    |
| Jump                        | j J     | $PC = \text{JumpAddr}$   | (5) 2 <sub>hex</sub>    |
| Jump And Link               | jal J   | $R[31] = PC + 8; PC = \text{JumpAddr}$   | (5) 3 <sub>hex</sub>    |
| Jump Register               | jr R    | $PC = R[rs]$   | 0/08 <sub>hex</sub>     |
| Load Byte Unsigned          | lbu I   | $R[rt] = \{24'b0, M[R[rs]] + \text{SignExtImm}(7:0)\}$                         | (2) 24 <sub>hex</sub>   |
| Load Halfword Unsigned      | lhu I   | $R[rt] = \{16'b0, M[R[rs]] + \text{SignExtImm}(15:0)\}$                        | (2) 25 <sub>hex</sub>   |
| Load Linked                 | ll I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$   | (2,7) 30 <sub>hex</sub> |
| Load Upper Imm.             | lui I   | $R[rt] = \{\text{imm}, 16'b0\}$  | 6 <sub>hex</sub>        |
| Load Word                   | lw I    | $R[rt] = M[R[rs] + \text{SignExtImm}]$   | (2) 23 <sub>hex</sub>   |
| Nor                         | nor R   | $R[rd] = \sim(R[rs]) \& \sim(R[rt])$   | 0/27 <sub>hex</sub>     |
| Or                          | or R    | $R[rd] = R[rs]   R[rt]$  | 0/25 <sub>hex</sub>     |
| Or Immediate                | ori I   | $R[rt] = R[rs]   \text{ZeroExtImm}$  | (3) 0 <sub>hex</sub>    |
| Set Less Than               | slt R   | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$  | 0/28 <sub>hex</sub>     |
| Set Less Than Imm.          | slti I  | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                  | (2) 9 <sub>hex</sub>    |
| Set Less Than Imm. Unsigned | sltiu I | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$                                  | (2,6) b <sub>hex</sub>  |
| Set Less Than Unsig.        | sltcu R | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$  | (6) 0/29 <sub>hex</sub> |
| Shift Left Logical          | sll R   | $R[rd] = R[rt] \ll \text{shamt}$   | 0/00 <sub>hex</sub>     |
| Shift Right Logical         | srl R   | $R[rd] = R[rt] \gg \text{shamt}$   | 0/02 <sub>hex</sub>     |
| Store Byte                  | sb I    | $M[R[rs] + \text{SignExtImm}(7:0)] = R[rt](7:0)$                               | (2) 28 <sub>hex</sub>   |
| Store Conditional           | sc I    | $M[R[rs] + \text{SignExtImm}] = R[rt];$<br>$R[rt] = \{\text{atomic}\} ? 1 : 0$ | (2,7) 38 <sub>hex</sub> |
| Store Halfword              | sh I    | $M[R[rs] + \text{SignExtImm}(15:0)] = R[rt](15:0)$                             | (2) 29 <sub>hex</sub>   |
| Store Word                  | sw I    | $M[R[rs] + \text{SignExtImm}] = R[rt]$   | (2) 2b <sub>hex</sub>   |
| Subtract                    | sub R   | $R[rd] = R[rs] - R[rt]$  | (1) 0/22 <sub>hex</sub> |
| Subtract Unsigned           | subu R  | $R[rd] = R[rs] - R[rt]$  | 0/23 <sub>hex</sub>     |

(1) May cause overflow exception  
 (2) SignExtImm = { 16{immediate[15]}, immediate }  
 (3) ZeroExtImm = { 16{1b'0'}, immediate }  
 (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }  
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }  
 (6) Operands considered unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

### BASIC INSTRUCTION FORMATS

|   |        |         |    |           |       |      |
|---|--------|---------|----|-----------|-------|------|
| R | opcode | rs      | rt | rd        | shamt | func |
| I | opcode | rs      | rt | immediate |       |      |
| J | opcode | address |    |           |       |      |

### ARITHMETIC CORE INSTRUCTION SET

| NAME, MNEMONIC     | FOR-MAT   | OPERATION   | OPCODE / FUNCT (Hex) |
|--------------------|-----------|---|----------------------|
| Branch On FP True  | bclt FI   | $\text{if}(FPcond)PC = PC + 4 + \text{BranchAddr}$                                      | (4) 11/8/1/-         |
| Branch On FP False | bclt FI   | $\text{if}(\sim FPcond)PC = PC + 4 + \text{BranchAddr}$                                 | (4) 11/8/0/-         |
| Divide             | div R     | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$   | 0/-/-/1a             |
| Divide Unsigned    | divu R    | $Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$   | (6) 0/-/-/1b         |
| FP Add Single      | add.s FR  | $F[fd] = F[fs] + F[ft]$   | 11/10/-/0            |
| FP Add Double      | add.d FR  | $F[fd] = F[fs] + F[ft]$<br>$\{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$                    | 11/11/-/0            |
| FP Compare Single  | c.x.s* FR | $FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$  | 11/10/-/y            |
| FP Compare Double  | c.x.d* FR | $FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$                  | 11/11/-/y            |
| FP Divide Single   | div.s FR  | $F[fd] = F[fs] / F[ft]$   | 11/10/-/3            |
| FP Divide Double   | div.d FR  | $F[fd] = F[fs] / F[ft]$<br>$\{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$                    | 11/11/-/3            |
| FP Multiply Single | mul.s FR  | $F[fd] = F[fs] * F[ft]$   | 11/10/-/2            |
| FP Multiply Double | mul.d FR  | $F[fd] = F[fs] * F[ft]$<br>$\{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$                    | 11/11/-/2            |
| FP Subtract Single | sub.s FR  | $F[fd] = F[fs] - F[ft]$   | 11/10/-/1            |
| FP Subtract Double | sub.d FR  | $F[fd] = F[fs] - F[ft]$<br>$\{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$                    | 11/11/-/1            |
| Load FP Single     | lwc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}]$  | (2) 31/-/-/4         |
| Load FP Double     | ldc1 I    | $F[rt] = M[R[rs] + \text{SignExtImm}];$<br>$F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$ | (2) 35/-/-/4         |
| Move From Hi       | mthi R    | $R[rd] = Hi$  | 0/-/-/10             |
| Move From Lo       | mflr R    | $R[rd] = Lo$  | 0/-/-/12             |
| Move From Control  | mfc0 R    | $R[rd] = CR[rs]$  | 10/0/-/0             |
| Multiply           | mult R    | $\{Hi, Lo\} = R[rs] * R[rt]$  | 0/-/-/18             |
| Multiply Unsigned  | multu R   | $\{Hi, Lo\} = R[rs] * R[rt]$  | (6) 0/-/-/19         |
| Shift Right Arith. | sra R     | $R[rd] = R[rt] \gg \text{shamt}$  | 0/-/-/3              |
| Store FP Single    | swc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt]$  | (2) 39/-/-/4         |
| Store FP Double    | sdc1 I    | $M[R[rs] + \text{SignExtImm}] = F[rt];$<br>$M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$ | (2) 3d/-/-/4         |

### FLOATING-POINT INSTRUCTION FORMATS

|    |        |     |    |           |    |      |
|----|--------|-----|----|-----------|----|------|
| FR | opcode | fmt | ft | fs        | fd | func |
| FI | opcode | fmt | ft | immediate |    |      |

### PSEUDOINSTRUCTION SET

| NAME                         | MNEMONIC | OPERATION                                     |
|------------------------------|----------|---|
| Branch Less Than             | blt      | $\text{if}(R[rs] < R[rt]) PC = \text{Label}$  |
| Branch Greater Than          | bgt      | $\text{if}(R[rs] > R[rt]) PC = \text{Label}$  |
| Branch Less Than or Equal    | bltle    | $\text{if}(R[rs] <= R[rt]) PC = \text{Label}$ |
| Branch Greater Than or Equal | bgtle    | $\text{if}(R[rs] >= R[rt]) PC = \text{Label}$ |
| Load Immediate               | li       | $R[rd] = \text{immediate}$                    |
| Move                         | move     | $R[rd] = R[rs]$                               |

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME      | NUMBER | USE   | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| Zero      | 0      | The Constant Value 0                                  | N.A.                     |
| \$at      | 1      | Assembler Temporary                                   | No                       |
| \$v0-\$v1 | 2-3    | Values for Function Results and Expression Evaluation | No                       |
| \$a0-\$a3 | 4-7    | Arguments   | No                       |
| \$t0-\$t7 | 8-15   | Temporaries   | No                       |
| \$s0-\$s7 | 16-23  | Saved Temporaries                                     | Yes                      |
| \$t8-\$t9 | 24-25  | Temporaries   | No                       |
| \$k0-\$k1 | 26-27  | Reserved for OS Kernel                                | No                       |
| \$gp      | 28     | Global Pointer  | Yes                      |
| \$sp      | 29     | Stack Pointer   | Yes                      |
| \$fp      | 30     | Frame Pointer   | Yes                      |
| \$ra      | 31     | Return Address  | Yes                      |

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

Candidate Number:

**OPCODES, BASE CONVERSION, ASCII SYMBOLS**

| MIPS opcode (31:26) | (1) MIPS funct (5:0) | (2) MIPS funct (5:0) | Binary  | Decimal | Hexa-decimal | ASCII Character | Decimal | Hexa-decimal | ASCII Character |
|---------------------|----------------------|----------------------|---------|---------|--------------|-----------------|---------|--------------|-----------------|
| (1)                 | sll                  | add.f                | 00 0000 | 0       | 0            | NUL             | 64      | 40           | @               |
|                     |                      | sub.f                | 00 0001 | 1       | 1            | SOH             | 65      | 41           | A               |
|                     | srl                  | mul.f                | 00 0010 | 2       | 2            | STX             | 66      | 42           | B               |
|                     | jal                  | div.f                | 00 0011 | 3       | 3            | ETX             | 67      | 43           | C               |
|                     | beq                  | sllv                 | 00 0100 | 4       | 4            | EOT             | 68      | 44           | D               |
|                     | bne                  | abs.f                | 00 0101 | 5       | 5            | ENQ             | 69      | 45           | E               |
|                     | blez                 | srlv                 | 00 0110 | 6       | 6            | ACK             | 70      | 46           | F               |
|                     | bgtz                 | sra                  | 00 0111 | 7       | 7            | BEL             | 71      | 47           | G               |
|                     | addi                 | jr                   | 00 1000 | 8       | 8            | BS              | 72      | 48           | H               |
|                     | addiu                | jalr                 | 00 1001 | 9       | 9            | HT              | 73      | 49           | I               |
|                     | slti                 | movz                 | 00 1010 | 10      | a            | LF              | 74      | 4a           | J               |
|                     | sltiu                | movn                 | 00 1011 | 11      | b            | VT              | 75      | 4b           | K               |
|                     | andi                 | syscall              | 00 1100 | 12      | c            | FF              | 76      | 4c           | L               |
|                     | ori                  | break                | 00 1101 | 13      | d            | CR              | 77      | 4d           | M               |
|                     | xori                 | trunc.w.f            | 00 1110 | 14      | e            | SO              | 78      | 4e           | N               |
|                     | lui                  | sync                 | 00 1111 | 15      | f            | SI              | 79      | 4f           | O               |
|                     |                      | floor.w.f            | 01 0000 | 16      | 10           | DLE             | 80      | 50           | P               |
| (2)                 | mfi                  |                      | 01 0001 | 17      | 11           | DC1             | 81      | 51           | Q               |
|                     | mfi                  | movz.f               | 01 0010 | 18      | 12           | DC2             | 82      | 52           | R               |
|                     | mfi                  | movn.f               | 01 0011 | 19      | 13           | DC3             | 83      | 53           | S               |
|                     |                      |                      | 01 0100 | 20      | 14           | DC4             | 84      | 54           | T               |
|                     |                      |                      | 01 0101 | 21      | 15           | NAK             | 85      | 55           | U               |
|                     |                      |                      | 01 0110 | 22      | 16           | SYN             | 86      | 56           | V               |
|                     |                      |                      | 01 0111 | 23      | 17           | ETB             | 87      | 57           | W               |
|                     | mult                 |                      | 01 1000 | 24      | 18           | CAN             | 88      | 58           | X               |
|                     | multu                |                      | 01 1001 | 25      | 19           | EM              | 89      | 59           | Y               |
|                     | div                  |                      | 01 1010 | 26      | 1a           | SUB             | 90      | 5a           | Z               |
|                     | divu                 |                      | 01 1011 | 27      | 1b           | ESC             | 91      | 5b           | [               |
|                     |                      |                      | 01 1100 | 28      | 1c           | FS              | 92      | 5c           | \               |
|                     |                      |                      | 01 1101 | 29      | 1d           | GS              | 93      | 5d           | ]               |
|                     |                      |                      | 01 1110 | 30      | 1e           | RS              | 94      | 5e           | ^               |
|                     |                      |                      | 01 1111 | 31      | 1f           | US              | 95      | 5f           | _               |
|                     | lb                   | add                  | 10 0000 | 32      | 20           | Space           | 96      | 60           | `               |
|                     | lh                   | addu                 | 10 0001 | 33      | 21           | !               | 97      | 61           | a               |
|                     | lwl                  | sub                  | 10 0010 | 34      | 22           | "               | 98      | 62           | b               |
|                     | lwr                  | subu                 | 10 0011 | 35      | 23           | #               | 99      | 63           | c               |
|                     | lbu                  | and                  | 10 0100 | 36      | 24           | \$              | 100     | 64           | d               |
|                     | lhu                  | or                   | 10 0101 | 37      | 25           | %               | 101     | 65           | e               |
|                     | lwr                  | xor                  | 10 0110 | 38      | 26           | &               | 102     | 66           | f               |
|                     |                      | nor                  | 10 0111 | 39      | 27           | '               | 103     | 67           | g               |
|                     | sb                   |                      | 10 1000 | 40      | 28           | (               | 104     | 68           | h               |
|                     | sh                   |                      | 10 1001 | 41      | 29           | )               | 105     | 69           | i               |
|                     | swl                  | slt                  | 10 1010 | 42      | 2a           | *               | 106     | 6a           | j               |
|                     | sw                   | sltu                 | 10 1011 | 43      | 2b           | +               | 107     | 6b           | k               |
|                     |                      |                      | 10 1100 | 44      | 2c           | ,               | 108     | 6c           | l               |
|                     |                      |                      | 10 1101 | 45      | 2d           | -               | 109     | 6d           | m               |
|                     | swc                  |                      | 10 1110 | 46      | 2e           | .               | 110     | 6e           | n               |
|                     | cache                |                      | 10 1111 | 47      | 2f           | /               | 111     | 6f           | o               |
|                     | ll                   | tge                  | 11 0000 | 48      | 30           | 0               | 112     | 70           | p               |
|                     | lwc1                 | tgeu                 | 11 0001 | 49      | 31           | 1               | 113     | 71           | q               |
|                     | lwc2                 | tle                  | 11 0010 | 50      | 32           | 2               | 114     | 72           | r               |
|                     | pref                 | tltu                 | 11 0011 | 51      | 33           | 3               | 115     | 73           | s               |
|                     | teq                  | c.olt.f              | 11 0100 | 52      | 34           | 4               | 116     | 74           | t               |
|                     | ldc1                 | c.olt.f              | 11 0101 | 53      | 35           | 5               | 117     | 75           | u               |
|                     | ldc2                 | c.ole.f              | 11 0110 | 54      | 36           | 6               | 118     | 76           | v               |
|                     |                      | c.ole.f              | 11 0111 | 55      | 37           | 7               | 119     | 77           | w               |
|                     | sc                   | c.sif                | 11 1000 | 56      | 38           | 8               | 120     | 78           | x               |
|                     | swc1                 | c.npl.f              | 11 1001 | 57      | 39           | 9               | 121     | 79           | y               |
|                     | swc2                 | c.seq.f              | 11 1010 | 58      | 3a           | :               | 122     | 7a           | z               |
|                     |                      | c.npl.f              | 11 1011 | 59      | 3b           | :               | 123     | 7b           | {               |
|                     | sdc1                 | c.lt.f               | 11 1100 | 60      | 3c           | <               | 124     | 7c           |                 |
|                     | sdc2                 | c.le.f               | 11 1101 | 61      | 3d           | =               | 125     | 7d           | }               |
|                     |                      | c.le.f               | 11 1110 | 62      | 3e           | >               | 126     | 7e           | ~               |
|                     |                      | c.npl.f              | 11 1111 | 63      | 3f           | ?               | 127     | 7f           | DEL             |


(1) opcode(31:26) == 0  
 (2) opcode(31:26) == 17<sub>hex</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>hex</sub> (10<sub>hex</sub>) f = s (single);  
 if fmt(25:21) == 17<sub>hex</sub> (11<sub>hex</sub>) f = d (double)

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

**IEEE 754 FLOATING-POINT STANDARD**

$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$   
 where Single Precision Bias = 127,  
 Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:




**IEEE 754 Symbols**


| Exponent     | Fraction | Object                    |
|--------------|----------|---------------------------|
| 0            | 0        | $\pm 0$                   |
| 0            | $\neq 0$ | $\pm \text{Denorm}$       |
| 1 to MAX - 1 | anything | $\pm \text{Fl. Pt. Num.}$ |
| MAX          | 0        | $\pm \infty$              |
| MAX          | $\neq 0$ | NaN                       |

S.P. MAX = 255, D.P. MAX = 2047


**MEMORY ALLOCATION**




**STACK FRAME**



**DATA ALIGNMENT**



**EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

**EXCEPTION CODES**

| Number | Name | Cause of Exception                                  | Number | Name | Cause of Exception             |
|--------|------|---|--------|------|--------------------------------|
| 0      | Int  | Interrupt (hardware)                                | 9      | Bp   | Breakpoint Exception           |
| 4      | AdEL | Address Error Exception (load or instruction fetch) | 10     | R1   | Reserved Instruction Exception |
| 5      | AdES | Address Error Exception (store)                     | 11     | CpU  | Coprocessor Unimplemented      |
| 6      | IBE  | Bus Error on Instruction Fetch                      | 12     | Ov   | Arithmetic Overflow Exception  |
| 7      | DBE  | Bus Error on Load or Store                          | 13     | Tr   | Trap                           |
| 8      | Sys  | Syscall Exception                                   | 15     | FPE  | Floating Point Exception       |

**SIZE PREFIXES (10<sup>3</sup> for Disk, Communication; 2<sup>3</sup> for Memory)**

| SIZE                               | PRE-FIX | SIZE                               | PRE-FIX | SIZE              | PRE-FIX | SIZE              | PRE-FIX |
|------------------------------------|---------|------------------------------------|---------|-------------------|---------|-------------------|---------|
| 10 <sup>3</sup> , 2 <sup>10</sup>  | Kilo-   | 10 <sup>15</sup> , 2 <sup>50</sup> | Peta-   | 10 <sup>3</sup>   | milli-  | 10 <sup>-15</sup> | femto-  |
| 10 <sup>6</sup> , 2 <sup>20</sup>  | Mega-   | 10 <sup>18</sup> , 2 <sup>60</sup> | Exa-    | 10 <sup>-6</sup>  | micro-  | 10 <sup>-18</sup> | atto-   |
| 10 <sup>9</sup> , 2 <sup>30</sup>  | Giga-   | 10 <sup>21</sup> , 2 <sup>70</sup> | Zetta-  | 10 <sup>-9</sup>  | nano-   | 10 <sup>-21</sup> | zepto-  |
| 10 <sup>12</sup> , 2 <sup>40</sup> | Tera-   | 10 <sup>24</sup> , 2 <sup>80</sup> | Yotta-  | 10 <sup>-12</sup> | pico-   | 10 <sup>-24</sup> | yocto-  |

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

Candidate Number: