## Norwegian University of Science and Technology Department of Computer and Information Science

Page 1 of 15





## TDT4255 COMPUTER DESIGN EXAM

Thursday 20. December 2012 Time: 09:00 – 12:00 ENGLISH

Allowed Aids:

D.

No written or handwritten examination support materials are permitted. A specified, simple calculator is permitted.

Use the provided space to answer the problems. If you need more space, an extra answer box is available on the last page of the test. The test accounts for 50% of the final grade, and the provided points show the maximal number of points that can be achieved on each assignment. Read the problem texts thoroughly. You can answer the questions in English or Norwegian.

### Problem 1 Multiple Choice (20 points)

Answer by circling the answer alternative you believe is the correct answer. You are awarded 2 points for a correct answer and 0 points if you do not answer. If your answer is wrong or you circle more than one alternative, you will get -1 point.

- **a)** (2 p) Which of the following statements is *not* a design principle for Instruction Set Architectures
  - 1. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Make the common case fast
  - 4. Good design has no compromises

Answer: 1 2 3 4

- **b)** (2 p) How are throughput and turn-around time affected by replacing a processor with a faster version in a single-core processor?
  - 1. Throughput is increased and turn-around time is constant
  - 2. Throughput is constant and turn-around time is decreased
  - 3. Throughput is increased and turn-around time is decreased
  - 4. Throughput is decreased and turn-around time is increased

Answer: 1 2 3 4

2

- c) (2 p) What is the carry propagation latency of a 2-bit ripple carry adder constructed using the one bit carry circuit in Figure 1?
  - 1. 2 gate delays
  - 2. 3 gate delays
  - 3. 4 gate delays
  - 4. 5 gate delays

1

Answer:

3

4



Figure 1: 1-bit Carry Circuit

d) (2 p) What is the lowest carry propagation latency of a 2-bit one-level carry look-ahead adder?

- 1. 2 gate delays
- 2. 3 gate delays
- 3. 4 gate delays
- 4. 5 gate delays

Answer:	1	2	3	4
1 1110 11 01 1	1		5	•

## **Example 1.A**

The signals *clock*, *reset* and *D* are one bit wide inputs and the signal *Y* is a one bit wide output. The definitions of these signals are not shown.

```
process (clock)
begin
    if rising_edge(clock) then
        if reset = '0' then
            Y <= '0';
        else
            Y <= D;
        end if;
end if;
end process;</pre>
```

e) (2 p) The VHDL code in Example 1.A describes a circuit element? Which one?

- 1. D flip-flop with synchronous reset
- 2. D flip-flop with asynchronous reset
- 3. D latch with synchronous reset
- 4. D latch with asynchronous reset

Answer: 1 2 3 4

#### Example 1.B:

The signals *sel*, *in\_1* and *in\_2* are one bit wide inputs and the signal *output* is a one bit wide output. The definitions of these signals are not shown.

```
process (clock)
begin
    if rising_edge(clock) then
        if sel = '0' then
            output <= in_1;
        else
            output <= in_2;
        end if;
end if;</pre>
```

f) (2 p) Which statements are *not* correct regarding the VHDL code in Example 1.B?

- 1. The functionality defined by the code can be implemented correctly with two 2-input AND gates, one 2-input OR gate, one inverter and a D flip-flop
- 2. The functionality defined by the code can be implemented correctly with two 2-input AND gates, one 2-input OR gate and one inverter
- 3. The code describes a sequential circuit
- 4. The code describes a two-way multiplexer with a 1-bit output register

Answer: 1 2 3 4

The bit mapping of the 32 bit IEEE 754 single precision floating point format is:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign			E	xpc	one	nt													Fra	icti	on										
1 bit				8 t	oits														23	B bi	ts										

Bias: 127

- g) (2 p) How is the decimal number 256.25 represented in the IEEE 754 single precision format?
  - 1. 0x43802000
  - 2. 0x04002000
  - 3. 0x83802000
  - 4. 0x84002000

Answer: 1 2 3 4

- **h**) (2 p) What is the decimal representation of the IEEE 754 single precision representation 0x41520000?
  - 1. -13.125
  - 2. -6.5625
  - 3. 6.5625
  - 4. 13.125

Answer: 1 2 3 4

- i) (2 p) Joe the computer designer is designing a memory system with two cache levels and a main memory. The access latency of the L1 cache is 3 clock cycles, the latency of the L2 cache is 20 clock cycles and the latency of the main memory is 150 clock cycles. What is the average memory latency for a benchmark that has a 95% L1 hit rate and a 70% L2 hit rate if Joe decides to access all levels of the memory hierarchy sequentially?
  - 1. 5.6 clock cycles
  - 2. 5.8 clock cycles
  - 3. 6.1 clock cycles
  - 4. 6.3 clock cycles

Answer: 1 2 3 4

**j**) (2 p) Which statement regarding static and dynamic scheduling is *not* correct?

- 1. Dynamic scheduling can handle dependencies that are unknown at compile time
- 2. Static scheduling works better when the compiler knows the microarchitecture
- 3. Static scheduling does not improve performance on out-of-order processors
- 4. Dynamic scheduling increases the complexity of the processor implementation

4

Answer: 1 2 3



Figure 2: A Single-Cycle Processor Architecture

## Problem 2 Single Cycle Processors (6 points)

Joe the computer designer has been given the task of implementing a single-cycle processor. Unfortunately, the only information he is given is the block diagram in Figure 2. Joe is able to figure out the ALUOp signal, but you need to help him find the values of the other control signals.

a) (3 p) What should the values of the following control signals be for an *add* instruction?

## Answer:

RegDst	Branch	MemRead	MemToReg	MemWrite	ALUSrc	RegWrite

**b**) (3 p) What should the values of the following control signals be for an *beq* instruction?

## Answer:

RegDst	Branch	MemRead	MemToReg	MemWrite	ALUSrc	RegWrite

### Problem 3 Pipelined Processors (12 points)

In this assignment, you are given two block diagrams of a pipelined processor. For simplicity, all data and control signals have been removed. Your tasks will consist of adding functionality to these figures which may contain new signals and new blocks and to write logic equations describing the behavior of the added blocks/signals.

#### Example 3.A:

and \$3, \$2, \$1 add \$4, \$3, \$1

a) (6 p) Example 3.A exposes a hazard in the processor. How would you change the architecture to achieve correct operation? Add the necessary blocks and signals to the figure and write the logic equations necessary for correct operation in the answer box. State any necessary assumptions.



#### Answer:

## Example 3.B:

 $\begin{matrix} lw & \$2 , & 20(\$1) \\ and & \$4 , & \$2 , & \$5 \end{matrix}$ 

**b)** (6 p) Example 3.B exposes another hazard in the processor. How would you change the architecture to achieve correct operation? Add the necessary blocks and signals to the figure and write the logic equations necessary for correct operation in the answer box. State any necessary assumptions.



#### Answer:



#### Problem 4 Out-of-Order Processors (12 points)

#### Example 4.A:

1	LD F1,	32(l	R1)	
2	LD F2,	40(1	R1)	
3	MULT.D	F3,	F2,	F1
4	SUB.D	F4,	F2,	F1
5	DIV.D	F2,	F1,	F4
6	ADD.D	F1,	F3,	F2

The assembly program in Example 4.A is executed on an out-of-order processor that supports speculation. The processor can fetch 4 instructions each cycle and has two load/store units, one floating point add/sub unit and one floating point multiply/divide unit. In addition, it is able to commit 2 instructions each clock cycle. The latency of all functional units is one clock cycle, and the ROB stores values.

**a)** (4 p) Rewrite the code in the table below with the technique *register renaming*. Which hazards are removed by this operation? Can these hazards occur in an in-order architecture? Explain your reasoning.

Answer:

	Reg 1	Reg 2	Reg 3
LD			
LD			
MULT.D			
SUB.D			
DIV.D			
ADD.D			

**b**) (8 p) Write the state of the ROB in cycles 1 to 4 into the tables below. At cycle 1, R1 has the value 1024 and the values at the offsets 32 and 40 are 2.0 and 4.0, respectively. State any necessary assumptions.

## Answer:

## ROB at clock cycle 1

Ins#	Use	Exec	Operation	P1	Source 1	P2	Source 2	PD	Destination	Data

## ROB at clock cycle 2

Ins#	Use	Exec	Operation	P1	Source 1	P2	Source 2	PD	Destination	Data

## ROB at clock cycle 3

Ins#	Use	Exec	Operation	P1	Source 1	P2	Source 2	PD	Destination	Data

# ROB at clock cycle 4

Ins#	Use	Exec	Operation	P1	Source 1	P2	Source 2	PD	Destination	Data

# Assumptions and comments:

Page 13 of 15

# **Additional Answer Space**

Answer:

# **MIPS Reference**

ODE NICTOUCT		-			orcone	Branch	On FP Te	MONIC	M/	T OPERATION I iffFPcond)PC=PC+4+Bra	nchAddr (4)	(Hex) 11/8/1/
OHE INSTRUCTI	UN SE	FOR.			/FUNCT	Branch	On FP Fa	ise bel	f F	if(!FPcond)PC=PC+4+Br	anchAddr(4)	11/8/0/
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)	Divide		di	∀ R	Lo=R[rs]/R[rt]; Hi=R[rs]	%R[rt]	0///
dd	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20hex	Divide	Unsigned	div	NU R	Lo=R[rs]/R[rt]; Hi=R[rs]	%R[rt] (6)	0///1
Add Immediate	addi	T.	R[rt] = R[rs] + SignExtImm	(1,2)	Shex	FP Add	Single	add	.5 /1	<pre>&lt; F(id )= F(is) + F(it) </pre> (F(id) F(id+1)) = (F(is))	FI(s+1)3 +	11/10/
Add Imm. Unsigned	addiu	I.	R[rt] = R[rs] + SignExtImm	(2)	9hex	Double		add	.d Fl	(F[R],	F[ft+1]}	11/11/
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21hes	FP Com	pare Sinj	gle c.r.:	s* Fl	R FPcond = (F[fs] op F[ft])	?1:0	11/10/
And	and	R	R[rd] = R[rs] & R[rt]		0/24hex	FP Com	pare	0.8.0	d* Fl	R FPcond = ({F[fs],F[fs+1]	100	11/11/
And Immediate	andi	L	R[rt] = R[rs] & ZeroExtImm	(3)	Ches	*()	r is eq. 1	t, or le	) (op i	s ==, <, or <=) (y is 32, 3c,	or 3e)	
Branch On Equal	beq	t	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hes</sub>	FP Divi FP Divi	de Single de	div div	.s Fl	$ \begin{array}{l} R & F[fd] = F[fs] / F[ft] \\ R & \{F[fd], F[fd+1]\} = \{F[fs], \end{array} $	F[fs+1]} /	11/10/
much On Not Faual	hne	T.	if(R[rs]!=R[rt])		Sher	Double EP Mult	inlu Sine	de mit		{F[f]].	F[((+1))	11/10/-
rinien on rot equi			PC=PC+4+BranchAddr	(4)	- 116.5	FP Mult	tiply sing	pe nux		$\{F(d), F(d+1)\} = \{F(s), f(s)\}$	F[fs+1]) *	
ump	j	1	PC=JumpAddr	(5)	Zhex	Double		mul	.d Fl	(F[A]	F[ft+1])	11/11/
ump And Link	jal	1	R[31]=PC+8;PC=JumpAddr	(5)	3 hex	FP Subt	ract Sing	le sub	s Fl	R F[fd]=F[fs] - F[ft]		11/10/
ump Register	jr	R	PC=R[rs]		0/08 <sub>bex</sub>	FP Suble	raci	sub	.d Fl	$R \{F[fd], F[fd+1]\} = \{F[fs], (F(f))\}$	F[[5+1]] - F[0+1]]	11/11/
oad Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs]	(2)	24 <sub>hex</sub>	Load FI	Single	lwc	1 1	F[rt]=M[R[rs]+SignExtIn	am] (2)	31//
oad Halfword	1hu	1	+SignExtImm](7:0)} R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>	Load Fi Double	P	lde	:1 J	F[rt]=M[R[rs]+SignExtIn F[rt+1]=M[R[rs]+SignEx	1m]; (2) tlmm+4]	35//
and Linked	11		R[rt] = M[R[rc]+SimEx[mm]	(27)	30.	Move F	rom Hi	mft	ni R	R[rd] = Hi		0///
and Linner Imm	had	1	R[r] = limm 16'b01	(4,7)	f	Move F	rom Lo	mfl	lo P	R[rd] = Lo		0///
oad Word	101	1	R[r] = \film, to bo;	(7)	*bex	Move P Multipl	rom Con	uroi mut	te R	(HiLo) = Rirs) * Rirt		0///
Joad word	TM	P	P[rd] = a (P[rd]   P[rd])	(2)	0/27.	Multipl	y Unsign	ed mal	cu R	${Hi,Lo} = R[rs] * R[rt]$	(6)	0///
vor	nor	D	R[ru] = P[m]   P[rt]		0/25	Shift Ri	ght Arith	. sr	a R	R[rd] = R[rt] >>> sharnt		0//-
)r De forme diete	or		R[ru] - R[rs]   K[ri]	(2)	A	Store F	P Single	awo	c1	M[R[rs]+SignExtImm] =	F[n] (2)	39//
or immediate	OFI	D	R[n] = R[n] = 2000 R(n) = 0	(3)	0 / 22	Double	r	sdo	=1 I	M[R[rs]+SignExtImm+4	= F(rt+1)	3d//
Set Less Than-	SIC		R[rd] = (R[rd] < R[rd]) / 1 : 0 R[rd] = (R[rd] < Sim Ent[mm)/2   1	.0.0	o / Anthex	FLOAT			TDU			
Set Less Than Imm.	siti	1	R[rt] = (R[rs] < SignExtImm)) R[rt] = (R[rs] < SignExtImm)	.0(2)	bhex	FR	opco	ide	fmt	ft fs	fd	funct
Consigned		P	$P[rd] = (P[re] < P[rt]) ? 1 \cdot 0$	(4,0)	0 / 2b		э	26 25		21 20 16 15 11	10 0 5	
bift Left Logical	411	R	R[rd] = R[rt] << shamt	(0)	0 / 00	FI	opeo	26.76	time	21.20 16.15	immediate	
shift Pickt Logical	011	P	R[rd] = R[rt] >> shamt		0/02	DOFUE	OBICT	NICTIC				
Min Kigur Logical	511	ĸ	MIR[m]+SimExt[mm](7:0) =		o · ownex	PSEUL	OINSTI	AME	JN SE	MNEMONIC	OPERATIO	N
store Byte	sb	1	R[n](7:0)	(2)	28hex	Bra	nch Less	Than		blt if(R[rs] <f< td=""><td>t[rt]) PC = La</td><td>abel</td></f<>	t[rt]) PC = La	abel
tore Conditional			M[R[rs]+SignExtImm] = R[rt];		38	Bra	nch Grea	ter Than	n	bgz if[R[rs]>]	([n]) PC = L;	abel
NOTE CONDITIONAL	-		R[rt] = (atomic) ? 1 : 0	(2,7)	mex	Bra	nch Grea	ter Than	n or Ec	aual boe ifiR[rs]>=	R[n]) PC = I	Label
Store Halfword	ah.	1	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29hex	Los	d Immed	liate		li R[rd] = in	umediate	
Store Word	-	T	M[R[rs]+SignExt[mm] = R[rt]	(2)	20	Mo	we			nove R[rd] = R	[rs]	
Subtract	quilt	R	R[rd] = R[rs] - R[rt]	(1)	0/22	REGIS	TER NA	ME, NL	JMBE	R, USE, CALL CONVENT	TION	
Subtract Lineigned	matha	P	R[rd] = R[rs] - R[rt]		0/23		NAME	NUMB	ER	USE	RESERVED	ACROS
abuter cristigato	(1) Ma	y cau	se overflow exception		nex	-	Szero	0	т	he Constant Value 0	NA	ulu:
	(2) Sig	nExtl	mm = { 16{immediate[15]}, imm	rediate	1	-	Sat	1	A	ssembler Temporary	No	
	(3) Zer	Ext	mm = { 16{1b'0}, immediate }		216.0.1	-			V	alues for Function Results	hlo	
	(4) Bra (5) Jun	anchA anAd	$ddr = \{ PC+4[3]:28], address, 2'$	b0 1	2 60 }	3	0-31	2-3	a	nd Expression Evaluation	140	
	(6) Op	erand	s considered unsigned numbers (v	s. 2's	comp.)	3	Sa0-Sa3	4-7	A	rguments	No	
	(7) Ato	mict	est&set pair; R[rt] = 1 if pair aton	sic, 0 if	not atomic		SIU-SI7	8-15	1 0	emporaries	No	
BASIC INSTRUCT	ON FO	RM/	ITS				\$18-519	24-2	5 T	emporaries	No	-
R opcode	, r	s	rt rd shan	it	funct	-	k0-Sk1	26-2	7 R	eserved for OS Kernel	No	,
	26 25	21	20 16 15 11 10	65	0		Sgp	28	G	lobal Pointer	Yes	10 C
opcode	n 25	\$	10 16.15	ulate			Ssp	29	S	tack Pointer	Yes	2
J oncode	T		address			L	Sip	30	F	rame Pointer	Yes	
31 3	26 25				0		213	51		elum Aduress	163	
J opcode 34 S Copyright 2009 by E	te 25 Isevier,	Inc.,	address All rights reserved. From Patterso	n and I	e Hennessy, C	omputer O	Sra Irganizati	31 on and	R Design	etum Address 2, 4th ed.	Yes	

