



DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATIONS

EXAM IN COURSE TFE4171 DESIGN OF DIGITAL SYSTEMS II

Contact: Donn Morrison

Tel.: 455 48 895

Examination date: June 2, 2015

Examination time (from - to): 0900-1300

Permitted support material: C-Specified printed and hand-written support material is allowed. A specific basic calculator is allowed.

Other information: Maximum number of points per task and sub-task are given in the text.

Maximum number of points totally: 50.

The final grade is calculated by the sum of points from the exercises that count 40% and the exam results which count 60%.

NB: This exam must be passed to pass in total. It is not sufficient that the total grade is a pass grade (E or better), the grade on the exam itself must also be E or better.

Language: English

Number of enumerated pages: 19

Additional pages in enclosures: 0

Controlled by:

Dato Sign

Intentionally left blank

Problem 1 Multiple choice (20 points)


Answer by circling the answer alternative you believe is the correct answer. You are awarded 2 points for a correct answer and 0 points if you do not answer. If your answer is wrong or you circle more than one alternative, you will get -1 point.

a) (2 p) Ideally, verification is complete when:

1. Code and functional coverage reaches 100%.
2. Code coverage reaches 100%.
3. Functional coverage reaches 100%.
4. When the DUT passes 100% of the directed tests.

Answer: 1 2 3 4

b) (2 p) Choose the assertion that exactly matches the timing diagram:



1. assert property(@(posedge clk) req |-> nexttime[3] grant);
2. assert property(@(posedge clk) req |-> nexttime[4] grant);
3. assert property(@(posedge clk) req |=> nexttime[4] grant);
4. assert property(@(posedge clk) req |-> nexttime[*4] grant);

Answer: 1 2 3 4

c) (2 p) Which best describes the difference between \$rose and \$posedge?

1. \$posedge returns an event, \$rose returns a boolean
2. \$posedge returns a boolean, \$rose returns an event
3. \$posedge is used for clocks, \$rose is used for signals
4. \$posedge is used for signals, \$rose is used for clocks

Answer: 1 2 3 4

d) (2 p) In the SystemVerilog simulation engine, the *reactive region set* is responsible for:

1. Handling events from design code.
2. Executing statements from programs and checkers.
3. Sampling values used in concurrent assertions.
4. Finishing simulation tasks which do not include value changes or events.

Answer: 1 2 3 4

e) (2 p) Which of the following SVA snippets is equivalent to `| -> ##1`?

1. `##0`
2. `| =>`
3. `| => 1`
4. `##1`

Answer: 1 2 3 4

f) (2 p) Which of the following is equivalent to the sequence `a ##1 b [*5] ##1 c`?

1. `a ##1 b [*1:$] ##1 c`
2. `a ##1 b [*5:$] ##1 c`
3. `a ##1 b ##1 b ##1 b ##1 b ##1 b ##1 c`
4. `a ##1 b ##1 c`

Answer: 1 2 3 4

g) (2 p) Which of the following properties is NOT true with respect to untimed TLM?

1. Bit-accurate behaviour and communication between modules.
2. Respect for dependences between processes using system synchronisation.
3. Sequential execution of independent processes.
4. Fast, clock-free simulation.

Answer: 1 2 3 4

h) (2 p) The following are SystemC primitive channels:

1. sc_semaphore, sc_mutex, sc_fifo
2. sc_semaphore, sc_event, sc_mutex
3. sc_signal, sc_semaphore, sc_mutex
4. sc_semaphore, sc_mutex, sc_event_queue

Answer: 1 2 3 4

i) (2 p) In SystemC, `notify()` and `wait()` are:

1. Used to start and stop the event simulation kernel.
2. Used to communicate and synchronise between processes.
3. Virtual functions that must be implemented in `SC_MODULE`.
4. None of the above.

Answer: 1 2 3 4

j) (2 p) In the SystemC simulation kernel, *elaboration* is:

1. The phase where class destructors are executed.
2. The phase where all simulation processes are invoked in unspecified deterministic order.
3. The phase where statements are executed after `sc_start()`.
4. The phase where statements are executed prior to `sc_start()`.

Answer: 1 2 3 4

Problem 2 SystemVerilog Assertions (10 points)

- a) (4 p)** What is the difference between *code coverage* and *functional coverage*? In the context of assertion-based verification, which is more important? Why?

Answer:

- b) (3 p)** You are tasked with verifying a memory controller. Explain how you will apply constrained randomisation. Where is constrained randomisation useful? Where is it not useful?

Answer:

- c) (3 p) Write the assertion for: “when request `req` is issued and thereafter the first data chunk is received as identified by `data` bit asserted, acknowledgement `ack` should be sent.” Ensure assertion *re-use* by using named sequences and properties.

Answer:

Problem 3 Formal Verification (10 points)

- a) (4 p) Figure 3 shows the finite state machine (FSM) model of a bus unit. We would like to prove that the unit only enables a data transfer after it has requested the transfer from an arbiter (not shown) and has received an acknowledge. The following property is written:

Assume:

at $t+2$: $\text{transfer} = 1$
during $[t, t+2]$: $\text{reset} = 0$

Prove:

at t : $\text{request} = 1$
at $t+1$: $\text{acknowledge} = 1$




Figure 1: System under verification

Draw the block diagram of a model that can be used to prove this property by satisfiability solving.

The block diagram must show an appropriate unrolling of the FSM and the Boolean function which is checked for satisfiability. If the function you created is unsatisfiable, what does it mean for the validity of the considered property?

Answer:

- b) (6 p) An Interval Property Checker is used to check the following three properties on a design represented by the FSM of Figure b with state vector $s = (p, q, r, u)$. In the state diagram no inputs and outputs of the FSM are shown since they are not relevant for the following properties.

Property 1

Assume:

at $t = p = 1$

Prove:

at $t+1$: $q = 1$

Property 2

Assume :

at t : $p \cdot q = 1$

Prove:

at $t+1$: $q = 1$

Property 3

Assume :

at $t = 1$

Prove:

at $t+1$: $q = 1$

or at $t+2$: $q = 1$




Figure 2: FSM with state vector $\underline{s} = (p, q, r, u)$

Hint: in the state diagram of Figure b, for your convenience when answering the following questions, label the states in which p holds with ‘p’ and the states in which q holds with ‘q’.

1) Which of the above properties hold in the design?

Explain your answer for each of the properties and provide a counter example in case the property fails.

Answer:

2) An IPC checker is used to prove the properties. It unrolls the FSM for the considered time interval and maps property checking to Boolean satisfiability checking. No invariant is used that restricts the state space. Which of the properties are proved to hold by the property checker?

Explain your answer for each of the properties and provide a counter example in case the property fails.


Answer:

3) As in 2) but the property is strengthened with the invariant $\neg p + q$. Which of the properties are now proved to hold by the property checker?

Explain your answer for each of the properties and provide a counter example in case the property fails.

Answer:

c) (6 p) Consider the following FSM for tracking of an error level:



The machine has three inputs:

- reset_i An asynchronous reset that takes the machine to the initial state E0
- error_i An input from external error detection logic; asserted when an error has occurred.
- restart_i An input to take the machine out of the burst error state F.
- The FSM is a Moore machine with three outputs (not shown in the state transition graph above):
 - correct_o Asserted only in state E1; indicates that a first error occurred which is to be corrected.
 - dismiss_o Asserted only in state E2; indicates that a second error occurred and that the data should be dismissed.
 - fatal_o Asserted only in state F; indicates that a burst of three or more errors occurred.

The FSM states represent four levels of error: E0, E1, E2, and F. Whenever the error_i input is asserted the machine moves to the next error level. Whenever the error_i input is deasserted the machine goes back to error level E0, except for when the FSM is in the “fatal” state F. Once the machine reaches this state, it will remain there until the input restart_i is asserted.

The following SVA module for formal property checking has been written (so far). Note that there is no representation of the internal state variables of the design. Properties are written solely in terms of the parameters of the SVA module, i.e., the inputs and outputs of the design.

```


1  module errortracker_properties(clk, reset,
2   error_i, restart_i, correct_o, dismiss_o, fatal_o);
3
4   input logic clk;
5   input logic reset;
6   input logic error_i;
7   input logic restart_i;
8
9   input logic correct_o;
10  input logic dismiss_o;
11  input logic fatal_o;
12
13  sequence reset_sequence;
14    reset == 1'b1;
15  endsequence
16
17  property p_reset;
18    reset_sequence |=> ready;
19  endproperty
20
21  sequence ready;
22    // Your solution to question 1 goes here.
23    // This sequence matches whenever the FSM is in state E0.
24  endsequence
25
26  property p_single_error;
27    ready
28      ##0 error_i
29      ##1 !error_i
30      implies
31        ##1 correct_o && !dismiss_o && !fatal_o
32        ##1 ready;
33  endproperty;
34
35  property p_double_error;
36    ready
37      ##0 error_i
38      ##1 error_i
39      ##1 !error_i
40      implies
41        ##1 correct_o && !dismiss_o && !fatal_o
42        ##1 !correct_o && dismiss_o && !fatal_o
43        ##1 ready;
44  endproperty;
45
46  property p_burst_error;
47    // Your solution to question 3 goes here
48  endproperty;
49
50  // The following property is considered in question 2.
51  property p_lock_burst_error;
52    fatal_o |=> fatal_o;
53  endproperty;
54
55  property p_restart;
56    fatal_o && restart_i |=> ready;
57  endproperty;
58
59  a_reset: assert property (@(posedge clk) p_reset);
60  a_single_error: assert property (@(posedge clk) disable iff(reset) p_single_error);
61  a_double_error: assert property (@(posedge clk) disable iff(reset) p_double_error);
62  a_burst_error: assert property (@(posedge clk) disable iff(reset) p_burst_error);
63  a_lock_burst_error: assert property (@(posedge clk) disable iff(reset) p_lock_burst_error);
64  a_lock_restart: assert property (@(posedge clk) disable iff(reset) p_restart);
65
66 endmodule
67
68 bind errortracker errortracker_properties inst1_errortracker(.*);

```

1) Write the body of the definition of the SVA sequence ready. This sequence is used in several properties of the verification module. It matches whenever the design is in state E0. Note that you cannot use the state variables of the design.

Answer:

2) The property p_lock_burst_error checks that when the design is in state F it will remain there. When checked by the property checker, the verification fails and the following counterexample is returned:



What is the problem?

Write a corrected version of the property.

Answer:

3) Write the body of property p_burst_error. This property verifies the input/output behavior of the design for the following operation: The design begins in state E0, and three consecutive errors occur.

Answer:

4) Considering all properties: Is the complete design behavior of the design verified by the property suite, i.e., would a formal completeness check succeed? Explain your answer.

Answer:

Problem 4 SystemC (10 points)

- a) (2 p) Describe the principles of SystemC and TLM and how it helps in the design cycle.

Answer:

- b) (4 p) Sketch a block diagram for a SoC containing at least two identical processor cores, two multimedia processing cores, a DRAM controller and some amount of on-chip SRAM. Mark each end of each connection with a suitable port style to be used as part of a TLM model (e.g., blocking, non-blocking, master, slave).

Answer:

- c) (4 p) Example 1 shows example SystemC code. Show the result of the simulation (duration 10 ns), and briefly explain the result.

```
#include <systemc.h>
#include <iostream>
using std::cout;
using std::endl;

char* simulation_name = "clock_gen";

SC_MODULE(clock_gen) {
    sc_port<sc_signal_out_if<bool>> clk1_p;
    sc_export<sc_signal_in_if<bool>> clk2_p;
    sc_clock clk1;
    sc_clock clk2;
    SC_CTOR(clock_gen)
        : clk1("clk1",4,SC_NS)
        , clk2("clk2",6,SC_NS)
    {
        SC_METHOD(clk1_method);
        sensitive << clk1;
        clk2_p(clk2);
    }
    void clk1_method() {
        clk1_p->write(clk1);
    }
};

SC_MODULE(monitor) {
    sc_in<bool> clk1_p;
    sc_in<bool> clk2_p;
    SC_CTOR(monitor) {
        SC_METHOD(clk1_method);
        sensitive << clk1_p;
        SC_METHOD(clk2_method);
        sensitive << clk2_p;
    }
};

sensitive << clk2_p;
}

void clk1_method() {
    cout << "INFO: " << name()
        << " clk1=" << clk1_p->read()
        << " at " << sc_time_stamp() << endl
        ;
}
void clk2_method() {
    cout << "INFO: " << name()
        << " clk2=" << clk2_p->read()
        << " at " << sc_time_stamp() << endl
        ;
}
};

int sc_main(int argc, char* argv[]) {
    sc_set_time_resolution(1,SC_PS);
    sc_set_default_time_unit(1,SC_NS);
    sc_signal<bool> clk1;
    clock_gen clock_gen_i("clock_gen_i");
    clock_gen_i.clk1_p(clk1);
    monitor monitor_i("monitor_i");
    monitor_i.clk1_p(clk1);
    monitor_i.clk2_p(clock_gen_i.clk2_p);
    cout << "INFO: Simulating " <<
        simulation_name << endl;
    sc_start(10,SC_NS);
    return 0;
}
```

Example 1

Answer:

